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I. INTRODUCTION
Wafer-level integration of various advanced high-speed/ high-frequency photonic and electronic devices on a single chip requires technologies to integrate different types of semiconductors in the lateral plane of the wafers. 1 To date, many integration technologies have been developed, [1] [2] [3] [4] [5] [6] [7] [8] [9] [10] [11] including regrowth, selective area epitaxy, and repeated selective area direct wafer bonding ͑DWB͒. Over the past ten years, DWB has received considerable attention for integrating mismatched materials where heteroepitaxial growth would compromise device properties through a high density of misfit and threading dislocations. The high density of defects has been found to be a major obstacle to obtaining high-quality minority carrier devices, such as laser diodes and low-noise detectors. 4 GaAs-based devices are extensively used in high-speed/ high-frequency, opto-electronic, and fiber-optical communication areas. Directly bonded GaAs or GaAs with other III-V semiconductors have been extensively studied over the past few years, and many excellent review articles and research reports on the subjects of bonding mechanisms, processing technologies, electrical and optical properties, surface and interface characterizations, and device applications, have been published. For instance, the current-voltage ͑I-V͒ characteristics of directly bonded GaAs-InP, InP-Si or GaAs-Si, and GaP/In 0.5 Ga 0.5 P heterojunctions have been well reported by Wada et al., 6, 12 Salomonsson et al., 13 Kish et al., 14 Howlader et al., 15 Zhou et al. 16 , Ejeckam et al., 17 and Kagawa and Matsuoka, 18 etc. The bonded interface microstructures, including interface dislocation network and defect morphologies, have been carefully studied by Sagalowicz et al., 19 Jin-Phillipp et al., 20 Akatsu et al., 21, 22 Ram et al., 23 and Patriarche et al., 24 etc. However, to date the reported data on current-voltage ͑I-V͒ characteristics of bonded interface junctions are not consistent and vary from case to case, and little work has focused on the correlations between the interface morphology and annealing conditions, and the influences of these correlations on the interface electrical properties. Accordingly, in this work, GaAs has been used as a model material to characterize and fundamentally understand the transport behaviors of majority and minority carriers at the bonded interface junction with an emphasis on the temporal correlations of I-V electrical properties and interface microstructures caused by varied annealing conditions. The results are expected to be applicable to the hetero-wafer bonded systems.
II. EXPERIMENT
A. Wafer preparation-cleaning, bonding, MBE growth, and annealing ͑100͒ n-type (ϳ2e18/cm 3 ) and p-type (ϳ2e18/cm 3 ) GaAs wafers were cleaved along the ͗110͘ direction into 1 cmϫ1 cm squares, and rinsed by acetone/methanol/ isopropanol/deionized ͑DI͒ water. The GaAs wafers were then dipped into HCl or (1H 2 SO 4 : 1H 2 O 2 : 10H 2 O) solutions for surface oxide removal. After final DI water rinsing and blow dry with N 2 , the n-n and p-n GaAs wafer pairs with hydrophobic mirror surfaces were pressed against each other in a steel fixture with careful edge-to-edge alignments and then bonded in a furnace at 400°C for one hour. They were afterwards released from the sample holder and annealed under N 2 flow at 600°C for varied time periods.
To assess the electrical quality of bonded p-n junctions, we have used a high-quality p-n junction grown by molecular-beam epitaxy ͑MBE͒ for comparison. The junction is formed by depositing a 1 m p-type (ϳ2e18/cm 3 ) GaAs thin film on a 5000 Å n-type (2e18/cm 3 ) GaAs buffer layer on an n-type (2e18/cm 3 ) GaAs substrate. Part of the wafer with a grown p-n junction was annealed under 600°C for 5 and 15 min to compare the annealing effect on I-V characteristics with the bonded p-n junctions. The schematic description of bonded wafers is given in Fig. 1͑a͒ .
B. I-V Measurement and microstructure characterization
After annealing at 600°C for different times, both bonded and MBE grown GaAs wafers were cut into 0.25 cm ϫ 0.25 cm chips. 52%In/48%Sn solder ͑for n-type material͒ and 98%In/2%Zn solder ͑for p-type material͒ were then applied on each side of the chips. The metals were alloyed at 400°C for 1 min under N 2 /H 2 atmosphere. All I-V measurements were carried out on a HP-4155A Semiconductor Parameter Analyzer, and I-V curves were converted into J-V ͑current density-voltage͒ curves based on the sizes of the individually measured GaAs chips.
Since our study heavily involves I-V measurements, we have performed a ''gauge capability'' study 25 to estimate the accuracy of our measurement system. The result shows that the sigma of repeatability and reproducibility R&R is about Ϯ8%.
On each n-n type sample, the overall resistance R obtained by I-V measurement includes the electrical resistance from measurement system R sys , the contact resistance R C between semiconductor and metal, the resistance of interface junction R I , and the intrinsic resistance from semiconductor substrate itself R S ͑see Fig. 1͒ . In order to estimate the interface resistance R I with reasonable accuracy, R S , R sys , and R C must be subtracted from overall R. R S was determined by using equation R S ϭL/(QNϫA), where Q is the electronic charge (1.60ϫ10- 19 coul͒, N is the doping level (ϳ2e18/cm 3 ), is the mobility of electrons in GaAs semiconductor at room temperature which is about ϳ3000 cm 2 /V-sec, 26 and L ͑360 m͒ and A ͑0.25 cmϫ0.25 cm͒ are the thickness and the area of the sample chips, respectively.
The calculated R S is Ϸ6.0ϫ10 Ϫ4⍀ , which is negligible compared to R I and R C obtained in this work. Therefore, R I can be approximated as R I ϭR -(2R C ϩR sys ϩ2R S )ϷR -2R C ϪR sys ϭR -R 2Cϩsys .
R 2Cϩsys , the sum of two contact resistances R C and system resistance R sys , was determined by measuring I-V characteristics on a piece of reference GaAs wafer with the same soldering process. However, it is expected that the surface quality of GaAs wafers could deteriorate during thermal treatment due to oxidation and possible As loss near the wafer surface, which will increase the contact resistance R C and consequently the R 2Cϩsys term. In order to correctly extract R I , we have measured the thermally deteriorated R 2Cϩsys by annealing a set of reference GaAs wafers under the same annealing conditions as the real testing GaAs wafers. The same soldering process was performed on these annealed reference wafers. Then the deterioration percentage ␦ C of R 2Cϩsys was calculated against the nonannealed reference GaAs wafers. It is found that ␦ C is approximately 15% for the 5-15-min annealing process. Finally, the ''interface resistivity'' I with a unit of ⍀• cm 2 was determined by R I ϫA, where A is the chip size, which is about 0.25 cmϫ0.25 cm.
Cross-sectional transmission electron microscopy ͑TEM͒ was performed on a JEOL 2010 TEM system. Standard ͑XTME͒ sample preparation techniques were used in this study.
III. RESULTS AND DISCUSSION

A. Interface microstructures
The interface morphologies of the samples which were bonded at 400°C for 1 hour and annealed at 600°C for different times are given in Figs. 2͑a͒-2͑d͒. An almost continuous amorphous thin interlayer with a thickness of ϳ5 nm was observed on the samples bonded at 400°C but without further annealing ͓see Fig. 2͑a͔͒ . We hereafter define such samples as nonannealed ones. The thickness of the amorphous layer varied from sample to sample, presumably as a result of the different bonding pressure applied during bonding processing. The formation of such an amorphous layer is mainly due to the native oxide layer formed on the wafer surface before the onset of the bonding process. 5 Another possible contribution is the surface adsorption of residual gases such as moisture and oxygen by surface defects, and other contaminations such as carbon and hydrogen at the bonded interface. 5, 27 The interface region drastically restructured upon annealing at 600°C. From Figs. 2͑b͒-2͑d͒ one would note that during annealing, an irregularly distributed array of nanoscale, bubblelike regions formed at the bonded interface area and their average sizes and density increased with annealing time at the beginning of the annealing process and then stabilized after a few minutes of annealing. We believe that a complex transformation process involving point defect segregation and impurity atom interdiffusion has taken place, resulting in the heterogeneous recrystallization of the amorphous area during annealing. Consequently, a temporal change of the interface morphology is noticed. The detailed discussions of the mechanisms for the formation and development of the nanoscale, bubblelike amorphous regions, and their impacts on the interface electrical properties, will be given in a different report. 27 Generally during hightemperature annealing, local heterogeneous nucleation and recrystallization of the amorphous regions take place. Typically the thin amorphous layer with a volume A*t has a relatively large surface energy due to its almost infinite radius 27 ͓see Fig. 2͑a͔͒ . Diffusion and interdiffusion of the materials in the interface layer will even out the surface and may enable the bubblelike regions to agglomerate, reducing the overall surface tension by becoming geometrically spherical ͓see Figs. 2͑b͒ and 2͑c͔͒. The thickness of the amorphous layer collapses to almost zero in most areas between the nanoscale, bubblelike regions due to recrystallization and surface tension reduction processes. During the recrystallization of the fused area, those impurities, contaminations, and defects will diffuse along the interface boundary and will be trapped into bubblelike regions, forming the disordered nonconductive area ͑area A 2 in the figures͒. Between the bubblelike amorphous regions ͑area A 1 in the figures͒, the crystal structure is reconstructed across the interface boundary first through hetero-recrystallization and then ''atomic-rearrangement process,'' 28 resulting in a structurally ''perfect'' crystalline fused interface. High-resolution TEM ͑HRTEM͒ of the A 1 interface exhibits no structural defects such as dislocations or stacking faults, although HR-TEM is not sensitive enough to reveal single impurity atoms or point defects. Figures 3͑a͒ and 3͑b͒ schematically describe the ideal interface atomic arrangements of regions A 1 and A 2 , respectively, at the bonded interface.
B. J-V of n-n bonded wafers
The measurement of the electrical resistivity of a twin grain boundary grown by MBE in an n-type GaAs bicrystal with a carrier concentration of nϭ2ϫ10 15 /cm 3 has been reported by Cohen et al. 29 The measurements were carried out using a contactless potential profiling technique based on Auger spectroscopy and the results have shown that even a simple twin boundary has a large effect on the majority carrier resistivity due to the trapping and scattering effects caused by the interface imperfections. An interface electrical resistivity of ϳ3.4ϫ10 Ϫ4 ⍀ cm 2 has been estimated. 29 In our case, the well-fused interface crystalline area ͑area A 1 in Fig. 2͒ can be reasonably modeled as the grain boundary of a bicrystal, and the atomic arrangement at the anti-phase bonded interface 7 is exactly the same as that of a twin boundary ͓see Fig. 3͑a͔͒ . The interface electrical performance is believed to be mainly determined by the interface states across the grain boundary. 29, 30 Figures 4͑a͒ and 4͑b͒ show the J-V profiles of the n-n samples which have been bonded at 400°C for 1 h and annealed at 600°C for different times. All the current characteristics exhibit symmetrical relationships versus voltage under both positive and negative bias. The nonannealed sample, i.e., the sample without annealing at 600°C, shows an interface with very large resistance at low applied bias and the system would ''break down'' when the applied voltage ͉V͉Ͼ2.5 V. Accordingly, at those voltages, the current increases drastically with voltage. For the samples annealed at 600°C, the current-voltage slopes change very quickly with annealing time and their apparent ''breakdown'' voltages at which current increases drastically are significantly reduced. The curves become ''linear'' after 3-min annealing and start to overlap when the annealing time is longer than 15 min, suggesting that annealing can result in a sharp reduction of interface resistance R I , which eventually reaches a saturation level after a certain period of annealing.
For the nonannealed samples, the interfacial amorphous layer presumably dominates as a current barrier and most applied bias drops across this thin layer of about 5 nm. The thin amorphous layer breaks down at applied voltage ͉V͉ Ͼ2.5 V. That translates to a breakdown field of about 2.5 V/(5ϫ10 Ϫ7 cm)ϭ5ϫ10 6 V/cm across the amorphous layer. It is well known that a well-structured SiO 2 dielectric layer can stand a breakdown electric field as high as ϳ10 8 V/cm. However, it is also known that SiO 2 dielectric layers grown from tetraethooxysilane ͑TEOS͒ oxide deposition for backend passivation applications have pin holes, and a breakdown field of ϳ10 5 -10 7 V/cm is expected from these films. 31 Considering the relatively low quality of the thin amorphous non-conducting layer in our case, a breakdown FIG. 3 . ͑a͒ Ideal atomic arrangements at well-fused interface A 1 ͑antiphase bonding in our system͒. ͑b͒ Interface atomic structure for bonded interface A 2 area ͑nanoscale amorphous bubblelike region͒.
electrical field of 5ϫ10 6 V/cm seems appropriate. As one can expect, the observed rapid reduction of the interface resistance results from the interface restructuring during annealing, which could dramatically reduce the density of potential interface states in the structurally perfect region A 1 . Meanwhile, region A 2 , which still contains an amorphous interface, might still be nonconducting. The crystalline fused region is believed to perform as the ''conductive body'' for the majority carriers. The saturated interface resistivity I of 7.6ϫ10 Ϫ3 ⍀ cm 2 was then calculated from a 600°C/30-min annealing sample, which is one order higher than the resistivity (ϳ3.4ϫ10 Ϫ4 ⍀ cm 2 ) of the MBE-grown n-GaAs grain boundary with 2e15/cm 3 doping level reported by Cohen et al. 29 If its original doping were as high as 2e18/cm 3 as in our samples, a much lower electrical resistance would have been expected. Our otherwise much higher interface resistance suggests that even if the samples received enough thermal annealing, the transport of majority carriers at the interface boundary is still heavily influenced by scattering and trapping processes from the interface imperfections capped in the fused area, although they are not structurally discernible ͑Region A 1 ) by HRTEM. The Fermi level is very likely pinned along the interface by these interface states ͓see Fig. 4͑c͔͒ . This would be accompanied by an upward band bending on both sides of the interface, resulting in a double depletion region which could be enlarged by the application of bias. 30 Therefore, when a potential is applied to the sample, only a very small portion of the voltage drop occurs in the substrate due to the almost negligible resistivity of the materials, and most applied voltage will drop across the depletion region at the interface, leading to a relatively large interface resistivity I . Obviously the width of the depletion region could be decreased by annealing through the reduction of scattering and trapping states, but it cannot be fully eliminated due to the residual interface imperfections resulting from the nature of the wafer bonding technique.
From the temporal change of interface microstructures and I-V studies, it is evident that the interface conductivity is dominated by the ratio of A 1 and A 2 at the beginning of annealing process. After a few minutes, annealing when the ratio between the two areas reaches a constant, the interface conductivity is then mainly dominated by the structurally perfecting process at fused area A 1 until the saturated conductivity is obtained.
C. J-V of p-n junctions
To further understand the effects of the residual interface imperfections along bonded wafers on the interface electrical properties, the interface electrical transport of the minority carriers was also examined. One of the most convenient techniques to study minority carriers is to examine p-n junctions, and an MBE-grown p-n junction is used as a control sample. Figure 5 shows the J-V profiles of p-n junctions prepared by wafer bonding and MBE growth, respectively. The nonannealed MBE-grown samples exhibit very typical p-n junction characteristics of GaAs-based diodes with a turn-on voltage of 1. 4 . ͑a͒ J-V of n-n wafer bonded samples bonded at 400°C and annealed at 600°C. ͑b͒ Enlarged and more detailed diagram of ͑a͒ under positive applied bias from 0 to 0.1 V. ͑c͒ Band structures cross the interface boundary of bonded wafer. ͑I͒ The band bending in the grains and the increased Fermi level in the boundary under zero bias. ͑II͒ Application of a bias will cause the depletion layer to increase significantly in the positive grain but to decrease only slightly in the negative grain. 30 shrinking with increasing annealing time. The magnitude of reduction for only 15-min annealing is somewhat surprising. Such a drastic degradation may result from the possible change of doping profiles caused by the thermal treatment. Furthermore, since the thickness of the p region for the MBE samples is only 1 m, the p-n junction is very close to the surface at the p side in contrast to the thickness of 360 m for bonded wafers. It is expected that surface deterioration during annealing leading to a significant surface recombination might play a major role in the fast J-V degradation for an annealed MBE-grown p-n junction.
In comparison with MBE samples, the bonded p-n samples also show typical diode behavior. However, given similar p-n doping as the MBE sample, the rectifying characteristics of the bonded p-n junctions are much worse. For instance, for the non-annealed bonded sample, the turn-on and breakdown voltages are only about 0.4 and 1.5 V, respectively. The difference in breakdown voltage in the case of n-n bonding ͑ϳ2.5 V͒ and p-n bonding ͑1.5 V͒ might result from the difference in the initial bonding pressure. 27 Further annealing results in a rapid deterioration of p-n junctions; the diodelike rectifying J-V profile almost disappears after only 5-min annealing. Presumably, current leakage of minority carriers at the interface boundary resulting from the interface imperfections described previously is the culprit for such a nonideal p-n junction performance. It is believed that although the interface crystal quality in region A 1 has been improved considerably by annealing, the nanoscale, bubblelike regions in area A 2 as well as other interface residual imperfections may provide a very large interfacial current leakage path for the minority carriers, resulting in a significant recombination current along the interface. The increase of the recombination current in the depletion region should then render the diffusion nature of minority carriers in a p-n diode and thus its ideality factor n. 26 The calculated ideality factors n of the different p-n junctions are given in Table I . The bonded sample without annealing shows an ideality factor of about 1.9 compared to 1.1 from the MBE-grown one. Annealing for 5 min could cause n to rapidly increase from 1.9 to 2.4. The increase of the ideality factor is presumably due to the interface current leaking from the nanoscale, bubblelike regions and other interface defects. Further annealing for 15 min, however, does not much change the ideality factor. We have noticed that this temporal currentvoltage change is consistent with the interface microstructure change, i.e., the restructuring process of interface morphology is stabilized after a few minutes of annealing, resulting in a saturated interface conductivity for n-n bonding and an almost constant ideality factor for p-n bonding. The high n values of annealed MBE samples very likely result from the surface thermal deterioration, which leads to an increased surface current recombination. Note that the epitaxy layer is only 1 m; as such, the degraded surface is very close to the p-n junction interface. The surface recombination will no doubt contribute to the measured minority leakage. To verify this surface deteriorating effect, some annealed MBE samples have been dipped in HCl solution to remove the surface damage before ohmic electrical contacts are deposited. For instance, a 15-min annealed MBE sample without surface cleaning shows an n value of 3.4, but a simple dipping in HCl solution reduces n to 2.8. It is therefore believed that if a better approach to minimize the surface deterioration can be implemented, such as annealing in an As-rich environment, the ideality factor n of MBE samples annealed at 600°C for 15 min should not deviate too far from that of the nonannealed ones.
In summary, the effects of different types of interface microstructures on the interface electrical properties are given in Table II . n-n junction ͑majority carriers͒ p-n junction ͑Minority carriers͒ Region A 1 Structurally ''perfect,'' small resistivity, but non-negligible. Dominating J-V properties after a few minutes annealing.
Large interface resistivity.
Region A 2 Amorphous inclusions, large interface resistivity. Dominating J-V properties at the beginning of annealing.
Large current leakage path. Dominating J-V properties.
IV. CONCLUSION
In this work, the correlations among the electrical properties, the interface microstructures, and annealing conditions of GaAs-based n-n and p-n interface junctions prepared by direct wafer bonding have been described, and MBEgrown n-n junctions have been used for comparison. The experimental results suggest that high-temperature annealing can result in a rapid reduction of interface electrical resistance through a drastic change of the interface morphology. A short annealing at 600°C for a few minutes quickly transforms an otherwise continuous amorphous interface layer into two regions. One is a structurally ''perfect'' antiphase crystalline interface and the other consists of many nanoscale, bubblelike regions within which there are still some amorphous inclusions. Each dominates the transports for majority and minority carriers at different annealing periods. The relatively high-interface resistance of bonded wafers in this work compared with MBE-grown ones reported previously suggests that the transport of majority carriers at the interface boundary is still heavily influenced by scattering, trapping, and recombination processes from the undiscernable point defects and other imperfections in the structurally perfect region. Compared with MBE-grown p-n junctions, the bonded ones show much worse J-V performance and poorer ideality factors. High-temperature annealing results in a rapid deterioration of their p-n junctions, which is presumably due to a large current leakage of minority carriers at the interface boundary and the ''internal'' surface recombination within the nanoscale, bubblelike amorphous regions.
